



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/711,222	09/02/2004	Edward W. Conrad	BUR920030067US1	5221
45601	7590	01/30/2006		
SCULLY, SCOTT, MURPHY & PRESSNER 400 GARDEN CITY PLAZA GARDEN CITY, NY 11530			EXAMINER MOFFAT, JONATHAN	
			ART UNIT 2863	PAPER NUMBER

DATE MAILED: 01/30/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/711,222

Applicant(s)

CONRAD ET AL.

Examiner

Jonathan Moffat

Art Unit

2863

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 03 January 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12/19/2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

### ***Response to Amendment***

Applicant's amendments to the claims, specification, and drawings, filed 12/19/2006, are accepted and appreciated by the examiner. In response the previous objection to the drawings is withdrawn.

### ***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

1.

Claims 1-5, 8-14, 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Templeton (US pat 6,269,322) in view of Nishi (US pat 6498352).

With respect to claim 1, Templeton discloses a method comprising:

1) Providing a plurality of artifacts, the artifacts being placed a known distance apart from each other (Figs 11a-d).

2) Measuring the distance between the artifacts with the alignment system (column 7 1<sup>st</sup> paragraph and Fig 11f).

3) Comparing the measured distance to the known distance to calibrate the parameters of the wafer stage of the photolithographic tool (column 4 lines 45-60).

With respect to claim 2, Templeton discloses the measuring step includes:

1) Moving a first of the artifacts to the alignment system (Fig 9 and column 3 lines 6-10).

2) Using the alignment system to measure the location of the first of the artifacts (Fig 11f and column 3 lines 10-15).

3) Moving a second of the artifacts to the alignment system (Fig 9 and column 3 lines 6-10).

4) Using the alignment system to measure the location of the second of the artifacts (Fig 11f and column 3 lines 10-15).

With respect to claim 3, Templeton discloses the measuring step includes the further step of using said measurements of the location of the first and second of the artifacts to determine the measured distance between the first and second of the artifacts (Fig 11f).

With respect to claim 4, Templeton discloses the providing step includes the steps of:

- 1) Locating a first of the artifacts on a first side of said area (Figs 11a-b).
- 2) Locating a second of the artifacts on a second side of said area, said second side being opposite said first side (Figs 11a-b).

With respect to claim 5, Templeton discloses both of said first and second artifacts are located on a common axis (Figs 11a-b).

With respect to claim 8, Templeton discloses a method comprising:

- 1) Positioning a wafer on the stage (Fig 9).
- 2) Providing a plurality of artifacts, the artifacts being a known distance apart from each other (Figs 11a-b and column 8 line 20).
- 3) Positioning a first of the artifacts at a determined location relative to the alignment system (Fig 9 item 160 and column 3 lines 6-10).

4) Moving the wafer stage a predetermined distance and forming a first structure on the wafer (Figs 12 and 13).

5) Positioning a second of the artifacts at a defined location relative to the alignment system (Fig 9 item 160 and column 3 lines 6-10).

6) Moving the wafer stage a predetermined distance and forming a second structure on the wafer (Figs 12 and 13).

7) Measuring the offset between said first and second structures to determine the parameters of the wafer stage of the photolithographic tool (Fig 14).

With respect to claim 9, Templeton discloses the step of providing the plurality of artifacts includes the step of positioning the first and second of the artifacts on a common axis, on opposite sides of the wafer (Figs 11a and 11b).

With respect to claim 10, Templeton discloses the step of forming the second structure includes the step of forming the second structure on top of the first structure (Figs 12 and 13).

With respect to claim 11, Templeton discloses the first and second structures are spaced apart and the steps of:

1) Forming another pair of structures on the wafer (column 4 lines 60-67 and fig 13).

2) Measuring the distance between said another pair of structures and using the measured distance between said another pair of structures (column 3 lines 21-38).

3) Using the measured offset between the first and second structures to provide the parameters (Fig 14).

With respect to claim 12, Templeton discloses an apparatus comprising:

1) A plurality of artifacts on the wafer stage, the artifacts are placed a known distance apart from each other (Figs 11a-b, and column 8 line 20).

2) Means for measuring the distance between the artifacts (Fig 9 item 200).

3) Means for comparing the measured distance to the determine parameters of the wafer stage of the photolithographic tool (column 3 lines 21-38).

With respect to claim 13, Templeton discloses the photolithography tool further includes an alignment system, and the measuring means includes:

1) Means for moving a first and a second of the artifacts to the alignment system (Fig 9 item 160).

2) Means for using the alignment system to measure the locations of the artifacts (column 4 lines 35-45).

3) Means for using said measurements of the locations of the first and second of the artifacts to determine the measured distance between the first and second of the artifacts (column 2 lines 50-55).

With respect to claim 14, Templeton discloses the apparatus wherein the first and second of the artifacts are located on a common axis on opposite sides of said area (Figs 11a and 11b).

With respect to claim 16, Templeton discloses an apparatus comprising:

1) A plurality of artifacts, the artifacts being a known distance apart from each other (Figs 11a and 11b).

2) Means for positioning a first and a second of the artifacts at defined locations relative to the alignment system, and for moving the wafer stage predetermined distances from said defined locations (Fig 9 item 160 and column 3 lines 6-10).

3) Means for forming first and second structures on the wafer, after said wafer stage has been moved said predetermined distances (Figs 12 and 13 and column 2 lines 50-53).

4) Means for measuring the offset between said first and second structures to determine the parameters of the wafer stage of the photolithographic tool (column 2 lines 50-60).

With respect to claim 17, Templeton discloses the first and second of the artifacts are on a common axis, on opposite sides of the wafer (Figs 11a and 11b).

With respect to claim 18, Templeton discloses an apparatus wherein:

- 1) Said first and second structures are spaced apart (column 4 lines 1-3).
- 2) Said means for forming are used to form another pair of structures on the wafer (Figs 12 and 13 and column 2 lines 50-53).
- 3) Said measuring means are used to measure the distance between said another pair of structures to use the measured distance between said another pair of structures (Fig 14 and column 3 lines 21-38).

With respect to claims 1 and 12, Templeton fails to disclose:

- 1) Providing a plurality of artifacts on the wafer stage outside of the substrate area.
- 3) Calibrating the grid parameters of the wafer stage independent of field parameters of said tool.

With respect to claims 2-5, Templeton fails to disclose artifacts outside the wafer stage.

With respect to claim 8, Templeton fails to disclose:

- 2) Providing a plurality of artifacts on the wafer stage outside the wafer.
- 7) Calibrating the grid parameters of the wafer stage independent of field parameters of said tool.

Art Unit: 2863

With respect to claims 9-10, Templeton fails to disclose artifacts outside the wafer stage.

With respect to claim 11, Templeton fails to disclose:

2) Measuring the distance between said another pair of structures and using the measured distance between said another pair of structures to determine the difference between field and grid parameters (column 3 lines 21-38).

3) Using the measured offset between the first and second structures to provide the grid parameters (Fig 14).

With respect to claims 13-14, Templeton fails to disclose artifacts outside the wafer stage.

With respect to claim 16, Templeton fails to disclose:

1) Artifacts on the wafer stage outside of the wafer.

4) Means for measuring the offset between said first and second structures to determine the grid parameters of the wafer stage independent of field parameters of said tool.

With respect to claim 17, Templeton fails to disclose, artifacts outside the wafer stage.

With respect to claim 18, Templeton fails to disclose:

3) Said measuring means are used to measure the distance between said another pair of structures to use the measured distance between said another pair of structures to determine the difference between field and grid parameters, and to use the measured offset between the first and second structures to provide the grid parameters.

Nishi teaches, with respect to claims 1 and 12:

1) Providing a plurality of artifacts on the wafer stage outside of the area where a substrate can be placed on the wafer stage, the artifacts are placed a known distance apart from each other (Fig 7a item 6 and Fig 8c).

3) Comparing the measured distance to the known distance to calibrate the grid parameters of the wafer stage independent of field parameters of said tool (Fig 2a item 101).

It would have been obvious to modify the system of Templeton by adding a set of pre-aligning reference artifacts and calibration as taught by Nishi. Further, it would have been obvious to modify the system of Templeton to use stage alignment marks instead of the reticule alignment marks currently employed as taught by Nishi. Either modification would allow the system to account for the writing offset error (Nishi column 2 lines 52-60) encountered due to reference marks on the reticule and calibrate the global grid parameters of the system.

Nishi teaches, with respect to claims 2-5, 9-10, 13-14, and 17 artifacts outside the wafer stage (Fig 7a item 6).

It would have been obvious to modify the system of Templeton to use stage alignment marks instead of the reticule alignment marks currently employed as taught by Nishi. The same relative layout could easily be employed (pairs of marks on opposite sides arranged orthogonally). This modification would allow the system to account for the writing offset error (Nishi column 2 lines 52-60) encountered due to reference marks on the reticule.

Nishi teaches, with respect to claim 8:

2) Providing a plurality of artifacts on the wafer stage outside the wafer (Fig 7a item 6 and Fig 8c).

7) Calibrating the grid parameters of the wafer stage independent of field parameters of said tool (Fig 2a item 101).

It would have been obvious to modify the system of Templeton by adding a set of pre-aligning reference artifacts and calibration as taught by Nishi. Further, it would have been obvious to modify the system of Templeton to use stage alignment marks instead of the reticule alignment marks currently employed as taught by Nishi. Either modification would allow the system to account for the writing offset error (Nishi column 2 lines 52-60) encountered due to reference marks on the reticule and calibrate the global grid parameters of the system.

Nishi teaches, with respect to claim 11:

2) Measuring the distance between said another pair of structures and using the measured distance between said another pair of structures to determine the difference between field and grid parameters (column 15 lines 6-16).

3) Using the measured offset between the first and second structures to provide the grid parameters (column 26 lines 18-35).

It would have been obvious to one of ordinary skill in the art to modify the method of Templeton to determine these offsets as taught by Nishi. This allows for better alignment in multiple directions an in particular of magnification.

Nishi teaches, with respect to claim 16:

1) Artifacts on the wafer stage outside of the wafer (Fig 7a item 6 and Fig 8c).

4) Means for measuring the offset between said first and second structures to determine the grid parameters of the wafer stage independent of field parameters of said tool (Fig 2a item 101 and column 26 lines 18-35).

It would have been obvious to modify the system of Templeton by adding a set of pre-aligning reference artifacts and calibration as taught by Nishi. Further, it would have been obvious to modify the system of Templeton to use stage alignment marks instead of the reticule alignment marks currently employed as taught by Nishi. Either modification would allow the system to account for the writing offset error (Nishi column 2 lines 52-60) encountered due to reference marks on the reticule and calibrate the global grid parameters of the system.

Nishi teaches, with respect to claim 18:

3) Said measuring means are used to measure the distance between said another pair of structures to use the measured distance between said another pair of structures to determine the difference between field and grid parameters, and to use the measured offset between the first and second structures to provide the grid parameters (Fig 2a item 101 and column 26 lines 18-35).

It would have been obvious to one of ordinary skill in the art to modify the method of Templeton to determine these offsets as taught by Nishi. This allows for better alignment in multiple directions an in particular of magnification.

2.

Claims 6-7, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Templeton and Nishi as applied to claims 1 and 12 above, further in view of Chu (US pat 5,734,594).

With respect to claim 6, Templeton discloses a method comprising providing a first pair of artifacts a known distance apart from each other (Figs 11a-11b). Templeton further discloses measuring the distance between the first pair of artifacts (column 2 lines 50-55).

With respect to claim 7, Templeton discloses the step of providing the first pair of artifacts includes the step of locating said first pair of artifacts on a first axis on opposite sides of said area (Figs 11a and 11b).

With respect to claim 15, Templeton discloses a first pair of artifacts a known distance apart from each other on a first axis and on opposite sides of said area (Figs 11a and 11b and column 8 line 20).

With respect to claim 6, Templeton and Nishi fail to disclose providing and measuring a second pair of artifacts.

With respect to claim 7, Templeton and Nishi fail to disclose a second pair of artifacts.

With respect to claim 15, Templeton and Nishi fail to disclose a second pair of artifacts and measuring the distance between both pairs.

Chu teaches, with respect to claim 6, providing a second pair of artifacts a known distance apart from each other (Fig 1a). Chu further teaches measuring the distance between the second pair of artifacts (Fig 5).

It would have been obvious to one of ordinary skill in the art to combine the method of Chu into the method of Templeton and Nishi by adding a second set of calibration marks and repeating the same steps a second time for this second pair of marks. This would increase the accuracy of the calibration.

Chu teaches, with respect to claim 7, the step of providing the second pair of artifacts includes the step of locating said second pair of artifacts on a second axis, on opposite sides of said area and said second axis is perpendicular to the first axis (Fig 1a).

It would have been obvious to one of ordinary skill in the art to combine the method of Chu into the method of Templeton and Nishi by adding a second set of calibration marks and repeating the same steps a second time for this second pair of marks. This would increase the accuracy of the calibration. Further it would have been obvious to locate the second set of marks on a perpendicular axis in order to calibrate the wafer in two dimensions.

Chu teaches, with respect to claim 15, a second pair of artifacts a known distance apart from each other on a second axis and on opposite sides of said area (Fig 1a), and the measuring means includes means for measuring the distance between the first pair of artifacts and the distance between the second pair of artifacts (Fig 5).

It would have been obvious to one of ordinary skill in the art to combine the method of Chu into the method of Templeton and Nishi by adding a second set of calibration marks and repeating the same steps a second time for this second pair of marks. This would increase the accuracy of the calibration.

### ***Response to Arguments***

In response to applicant's main argument, that the prior art presented did not have alignment artifacts outside of the wafer area, the examiner respectfully concedes the oversight. Templeton does indeed not have artifacts outside the wafer area as claimed rendering the invention distinct from Templeton. In response, the new grounds of rejection rely on new reference Nishi. It is believed by the examiner that Templeton in view of Nishi renders this distinction obvious. Applicant further notes that the intention of the invention is to determine offsets between grid and field parameters. However, this inventive step is claimed only in claims 11 and 18 and cannot be read from the specification into the remaining claims. With respect to

Art Unit: 2863

the added distinction of determining "grid parameters independent of field parameters" it is assumed that as prior art is found to show the inventive method steps leading up to such a determination with no distinctions, then this limitation is obvious over that prior art as it requires no steps not found in the prior art.

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jonathan Moffat whose telephone number is (571) 272-2255.


The examiner can normally be reached on Mon-Fri, from 7:15-3:45.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Barlow can be reached on (571) 272-2269. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

1/23/06

JM

  
John Barlow  
Supervisory Patent Examiner  
Technology Center 2800